
33
TS8xCx2X2
4184I–8051–02/08
Control and program signals must be held at the levels indicated in
Table 35.Definition of terms
Address Lines: P1.0-P1.7, P2.0-P2.4 respectively for A0-A12
Data Lines: P0.0-P0.7 for D0-D7
Control Signals: RST, PSEN, P2.6, P2.7, P3.3, P3.6, P3.7.
Program Signals: ALE/PROG, EA/VPP.
Table 20. EPROM Set-up Modes
Figure 11. Set-Up Modes Configuration
Mode
RST
PSEN
ALE/
PROG
EA/
VPP
P2.6
P2.7
P3.3
P3.6
P3.7
Program Code data
1
0
12.75V
0
1
Verify Code data
1
0
1
0
1
Program Encryption
Array Address 0-3Fh
1
0
12.75V
0
1
0
1
Read Signature Bytes
1
0
1
0
Program Lock bit 1
1
0
12.75V
1
Program Lock bit 2
1
0
12.75V
1
0
Program Lock bit 3
1
0
12.75V
1
0
1
0
+5V
VCC
P0.0-P0.7
P1.0-P1.7
P2.0-P2.4
VSS
GND
D0-D7
A0-A7
A8-A12
RST
EA/VPP
ALE/PROG
PSEN
P2.6
P2.7
P3.3
P3.7
P3.6
XTAL1
4 to 6 MHz
CONTROL SIGNALS*
PROGRAM SIGNALS*
* See Table 31. for proper value on these inputs